
Micrel, Inc.
KSZ8841-PMQL
October 2007
54
M9999-100407-1.5
Indirect Access Data Register 1 (Offset 0x04A2): IADR1
This register contains the indirect data for the chip function.
Bit
Default
R/W
Description
15-8
0x00
RO
Reserved
7
0
RO
CPU Read Status
Only for dynamic and statistics counter reads.
1 = Read is still in progress
0 = Read has completed
6-3
0x0
RO
Reserved
2-0
000
RO
Reserved
Indirect Access Data Register 2 (Offset 0x04A4): IADR2
This register contains the indirect data for the chip function.
Bit
Default
R/W
Description
15-0
0x0000
RW
Indirect data
Bit 47-32 of indirect data
Indirect Access Data Register 3 (Offset 0x04A6): IADR3
This register contains the indirect data for the chip function.
Bit
Default
R/W
Description
15-0
0x0000
RW
Reserved
Indirect Access Data Register 4 (Offset 0x04A8): IADR4
This register contains the indirect data for the chip function.
Bit
Default
R/W
Description
15-0
0x0000
RW
Indirect data
Bit 15-0 of indirect data
Indirect Access Data Register 5 (Offset 0x04AA): IADR5
This register contains the indirect data for the chip function.
Bit
Default
R/W
Description
15-0
0x0000
RW
Indirect data
Bit 31-16 of indirect data
Reserved (Offset 0x04C0-0x04CF)